PCI_BRIDGE_CONTROL_REGISTER Struct Reference


Data Fields

UINT32 Bar [2]
UINT8 PrimaryBus
UINT8 SecondaryBus
UINT8 SubordinateBus
UINT8 SecondaryLatencyTimer
UINT8 IoBase
UINT8 IoLimit
UINT16 SecondaryStatus
UINT16 MemoryBase
UINT16 MemoryLimit
UINT16 PrefetchableMemoryBase
UINT16 PrefetchableMemoryLimit
UINT32 PrefetchableBaseUpper32
UINT32 PrefetchableLimitUpper32
UINT16 IoBaseUpper16
UINT16 IoLimitUpper16
UINT8 CapabilityPtr
UINT8 Reserved [3]
UINT32 ExpansionRomBAR
UINT8 InterruptLine
UINT8 InterruptPin
UINT16 BridgeControl

Detailed Description

PCI-PCI Bridge header region in PCI Configuration Space Section 3.2, PCI-PCI Bridge Architecture, Version 1.2

Field Documentation


Generated on Thu Sep 24 23:14:28 2015 for MdePkg[ALL] by  doxygen 1.5.7.1